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ABSTRACT

Remarkable improvements in vertical-cavity surface-emitting lasers (VCSELs) have been
made by the introduction of mode- and current-confining oxide optical aperture now used
commercially. However, the oxide aperture blocks heat flow inside the device, causing a larger
thermal resistance, and the internal strain caused by the oxide can degrade device reliability, also
the diffusion process used for the oxide formation can limit device uniformity and scalability.
Oxide-free lithographic VCSELs are introduced to overcome these device limitations,
with both the mode and current confined within the lithographically defined intracavity mesa,
scaling and mass production of small size device could be possible. The 3 μm diameter
lithographic VCSEL shows a threshold current of 260 μA, differential quantum efficiency of
60% and maximum output power density of 65 kW/cm2, and shows single-mode singlepolarization operation with side-mode-suppression-ratio over 25 dB at output power up to 1 mW.
The device also shows reliable operation during 1000 hours stress test with high injection current
density of 142 kA/cm2. The lithographic VCSELs have much lower thermal resistance than
oxide-confined VCSELs due to elimination of the oxide aperture. The improved thermal
property allows the device to have wide operating temperature range of up to 190 °C heat sink
temperature, high output power density especially in small device, high rollover current density
and high rollover cavity temperature. Research is still underway to reduce the operating voltage
of lithographic VCSELs for high wall plug efficiency, and the voltage of 6 µm device at
injection current density of 10 kA/cm2 is reduces to 1.83 V with optimized mesa and DBR mirror
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structure. The lithographic VCSELS are promising to become the next generation VCSEL
technology.
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CHAPTER 1: INTRODUCTION AND OUTLINE
Remarkable improvements in vertical-cavity surface-emitting lasers (VCSELs) have been
made since the introduction of epitaxial mirrors, current-confining proton implantations, and the
mode- and current-confining oxide optical aperture now used commercially. Each advance in
new VCSEL technology has brought increased speed and efficiency. The VCSELs now are
mainly limited by self-heating and device size. Further reduction of both can be expected to lead
to continued increases in data speed and efficiency. Very small VCSELs in the nanoscale could
dominate much of future Si photonics because of their thermal properties.
In the current oxide VCSEL technology an intracavity oxide aperture is used to confine
current to the lasing mode. The oxide aperture however blocks heat flow inside the device,
causing a larger thermal resistance than possible if the oxide is eliminated. In addition, the
internal strain caused by the oxide can degrade device reliability. Finally the diffusion process
used for the oxide formation can limit device uniformity and scalability.
Oxide-free lithographic VCSELs are introduced to overcome these device limitations, and
pave the way for nanoscale VCSELs. With both the mode and current confined within the
lithographically defined intracavity mesa, scaling and mass production of small sized efficiency
nanolasers could be possible. The research and development of the lithographic VCSEL are
described in this dissertation.
In chapter 2, the motivation and the basic principle of lithographic VCSELs is introduced.
A brief review of VCSEL technology is first given in this chapter, and different current and
mode confinement structure is introduced. Oxide VCSELs have been the most successful and
1

dominant technology in today’s market, and both the success and limitation of oxide VCSELs is
discussed. Lithographic VCSELs are developed to overcome the limitation of oxide VCSELs,
with both optical mode and current confined by the lithographically defined intracavity phase
shifting mesa.
In chapter 3, the growth and fabrication process, as well as device characteristics of
lithographic VCSELs are presented. The processing steps including first growth, mesa
patterning, regrowth and metal deposition, the lithographic process allows the ability to fabricate
small devices with good uniformity. The lithographic VCSELs show good lasing characteristics
including low threshold current, high slope efficiency and high output power density especially
for small devices. The 3 μm diameter device shows single mode single polarization operation
due to the elliptical shape phase shifting mesa. The device shows no degradation in stress test
after 1000 hours operation under extremely high injection current density.
In chapter 4, the thermal performance of lithographic VCSELs is discussed. Both output
power and modulation bandwidth of VCSELs is limited by internal temperature rise due to self
heating, and it is important to manage the heat flow inside the device. The thermal property of
oxide VCSELs is fundamentally limited by the oxide aperture which blocks heat flow, while the
lithographic VCSELs have efficient heat flow due to the elimination of the oxide aperture, and
they show much lower thermal resistance than oxide VCSELs. Even without optimization for
high temperature operation, the lithographic VCSELs show wide operating temperature range,
high rollover current density and high rollover cavity temperature.
In chapter 5, the work on reducing the operating voltage of lithographic VCSELs is
introduced. The high resistance high operating voltage of lithographic VCSELs limits the wall
2

plug efficiency, and leads to more self heating, and the major resistance source is the intra cavity
mesa and DBR mirror. By optimizing the mesa material and as grown/regrowth interface, the test
structure without DBR mirror demonstrates low voltage through the mesa. The operating voltage
of the lithographic VCSELs is also reduced by adding grading layers and current spreading
layers in the n mirror.
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CHAPTER 2: INTRODUCTION OF LITHOGRAPHIC VCSELS
2.1

Brief review of VCSELs

Vertical-cavity surface-emitting lasers (VCSELs) are a type of semiconductor laser diode
with optical light output emitted vertically from the surface, VCSELs are typically composed of
an optical cavity spacer of one or multiple half wavelengths thick with quantum well active layer
in the center, sandwiched by two distributed Bragg reflector (DBR) mirrors with very high
reflectivity, usually higher than 99.9%. VCSELs offer many advantages over the traditional
edge-emitting lasers. They can be tested on-wafer without cleaving, and precisely arranged dense
two-dimensional arrays can be fabricated. The circular output beam shape and small divergent
angle make their optical output easily and efficiently coupled into optical fibers. VCSELs are
being manufactured with high volume and low cost, and they are considered one of the most
important components in parallel fiber-optic data communications.
VCSELs were first proposed and demonstrated by Iga [1] in 1979, the first device used
GaInAsP–InP material as the active layer and metallic mirrors, it operated under pulsed mode at
77K, with a threshold current density of 11 KA/cm2 and lasing wavelength of 1.18 μm. After a
decade’s research, continuous wave room temperature VCSELs were demonstrated in 1989 [2].
The inclusion of distributed Bragg reflector (DBR) mirrors grown by MBE or MOCVD [3] had
made possible the significant improvement of VCSELs since the late 1980s, various current- and
mode-confinement structures were developed, and low threshold current, high wall plug
efficiency and high modulation speed are achieved. Proton implanted VCSELs were first
commercialized in the mid-1990s, with oxide confined VCSELs first being demonstrated as the
4

proton implanted VCSELs were being commercialized. The oxide-confined VCSELs replaced
the proton implanted VCSELs in the late 1990s in most commercial applications. The oxideconfinement still dominates the commercial VCSEL technology.
With the advent of high quality epitaxial mirrors, the primary concern in VCSEL design
is transverse current- and mode- confinement within the optical cavity, carriers need to be
efficiently injected into a small volume active region, and the optical field needs to be confined
within the optical cavity to maximize the overlap with the gain region [4]. The first demonstrated
VCSEL used a full planar ring electrode structure (Figure 2-1(a)) [1], current flow is limited in
the vicinity of the ring contact, and light is emitted from the circular window. It is very easy to
fabricate, but the transverse current confinement is very poor due to carrier diffusion, and the
optical confinement is also poor, causing high threshold current and low efficiency.
Figure 2-1(b) shows the etched-post structure [5], in which a deep mesa is formed by
etching away the top DBR mirror, and usually stops right above the active layer in order to avoid
non-radiative surface combination of carriers. Optical confinement is provided by index guiding,
due to the large refractive index difference between the mesa and air, and current is confined by
the transverse shape of the mesa, but carriers can still diffuse laterally in the active region. This
structure suffers from surface recombination and optical scattering loss due to the roughness of
the mesa air interface, which causes dramatic increases in threshold gain, especially for small
devices [6].
Figure 2-1(c) shows the proton implanted gain guided structure. The proton implantation
creates defects in crystal thus making semiconductor semi-insulating, and provides a good
current confinement. Optical confinement mechanism is gain guiding, which relies on the lateral
5

refractive index variation caused by thermal lensing effects [7]. This structure is fully planar, it
has good thermal conductivity and reliability, and fabrication is straightforward. The major
problem of this structure is the lack of index guiding, the thermal lensing effects result in
increased threshold current, unstable mode profile, and long turn on delay in pulsed operation
[8]. Another problem is that, the implanted aperture size and position, as well as the implantation
depth are difficult to control.
Remarkable improvements in VCSELs’ performance have been made possible by
introducing a thin native oxide aperture [9] (Figure 2-1(d)). The high Al content AlGaAs layer is
converted to native oxide by reaction with H2O at elevated temperature [10], good current
confinement is achieved because oxide is insulator, and optical confinement is provided by index
guiding, due to the high refractive index contract between the oxide (~1.7) and semiconductor
(~3.0). Oxide-confinement has been the most successful structure and has been widely
commercially used, threshold current of 20 μA or lower [11, 12], wall plug efficiency higher
than 60% [13, 14], and modulation speed higher than 40 GB/s [15,16] are a few of the
achievements made by oxide-confined VCSELs.

6

Figure 2-1: Schematics of different VCSEL structures. (a), Iga-type VCSELs; (b), etched post VCSELs;
(c), proton-implanted VCSELs; (d), oxide-confined VCSELs [17]

2.2

Limitation of oxide VCSELs

Despite all the advantages and achievements of oxide-confined VCSELs, several
drawbacks are associated with the oxide aperture, and limit the device performance.
Oxide formation is a diffusion process, which is strongly depends on processing
conditions like Al content in the AlGaAs layer, water vapor content, furnace temperature and
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crystallography, this makes the lateral geometry and size of the oxide aperture difficult to
control, and causes variation in device size throughout one wafer, and from one wafer to another.
The absolute variation is shown to be at least 1 μm in well-developed commercial manufacture
process [18], which limits the manufacture yield, especially for small devices.
During the oxidation process, point defects and dislocations are generated at the oxide
and semiconductor interface, also the oxide and semiconductor has different thermal expansion
coefficient, internal strain is formed when the device is operating and internal temperature goes
up. The strain field can drive the point defects and dislocations to migrate towards the active
region, eventually causes device failure, thus the device reliability is degraded.
The oxide layer has very low thermal conductivity (0.7 W/m·
K) compared to
semiconductor (~20 - 50 W/m·
K), which blocks the heat flow inside the device, and cause
increase in thermal resistance. As a result, the maximum output power as well as modulation
bandwidth of oxide VCSELs are fundamentally limited due to early thermal rollover.

2.3

Introduction of lithographic VCSELs

To solve the problems of oxide VCSELs, an oxide-free all-epitaxial lithographicallydefined VCSEL structure has been proposed [19], which provide simultaneous mode- and
current-confinement. The device structure is shown in Figure 2-2, the device has the same n and
p type DBR mirror and cavity spacer with QWs active region as oxide VCSEL, but instead of the
oxide aperture, both optical mode and current is confined by the lithographically-defined intra
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cavity phase shifting mesa. The lithographic process allows for accurate control of device size
and shape, makes possible scalability to very small device size and good uniformity across the
wafer and from wafer to wafer. Heat barrier is removed in the oxide-free structure, and more
efficient heat spreading decreases thermal resistance. Also point defects and dislocations in the
oxide-semiconductor interface are eliminated, which benefits device reliability especially for
small devices.

Figure 2-2: Device schematic for lithographic VCSELs

The mechanism of optical mode confinement provide by the intra cavity phase shifting
mesa is illustrated in Figure 2-3, Fabry Perot cavity is formed by high reflective DBR mirrors,
and the cavity is divided into two regions with different cavity length: the phase shifting mesa
region “0” with |r|<w/2 supporting the lasing eigenmode, and the off mesa region “1” with
|r|>w/2 supporting the waveguide mode, note that the lasing mode size can be different from the
mesa size W. The resonance wavelength of the on- and off-mesa regions is different, and both
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the height and placement of the phase shifting mesa need to be carefully designed to achieve low
optical loss.

Figure 2-3: Schematic illustration of optical cavity with intracavity phase-shifting mesa

Standing wave is formed in the direction normal to the mirrors, only discrete values of the
vertical component of the wave vector are allowed, given by:
k z ,0 


L0 

mz

(2.1)

in region “0”, and

k z ,1 


L1 

mz

(2.2)

in region “1”, where mz is positive integers, i.e. mz=1, 2, 3..., ε is the permittivity of the cavity
region, and L0 and L1 are the cavity length of region “0” and “1”, respectively.
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From Maxwell’s equations, and using cylindrical coordinate, we have:

k


c

k  kz
2

2

(2.3)

where k  is the wave vector in the lateral direction, ω is the angular frequency, and c is the
speed of light in vacuum.
Considering cylindrical coordinate, the field solution of the on mesa region is assumed to
take the form of Bessel function of the first kind, so the lateral component of the wave vector in
region “0” can be approximated to be:
k  ,0 

4.812
W02

(2.4)

where W0 is lateral mode size. Equation 2.3 and 2.4 lead to the relationship between the
wavevectors of on- and off-mesa regions:

o
4.812

 k z2,0  k 2  k z2,1
c
W02

(2.5)

Since the on-mesa region has a longer cavity length than the off-mesa region, i.e. L0>L1,
from Equation 2.1 and 2.2, for the same mode number mz, we have kz,o<kz,1. This indicates that,
for a sufficiently large mode size W0, kρ,1 need to be imaginary, therefore the optical mode
outside the mesa will become evanescent and the eigenmode is confined inside the mesa region
[20].
While the diffraction loss is effectively eliminates by introducing the phase-shifting
mesa, scattering loss is caused due to the non-orthogonality of the longitudinal modes between
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the on- and off-mesa regions. The scattering loss is characterized by the normalized overlap of
the longitudinal resonant electrical field E0(z) in the on-mesa region with E1(z) in the off-mesa
region [19]:

C 
2


 E0 ( z) E1 ( z)dz

2



 E0 ( z) E0 ( z)dz  E1 ( z) E1 ( z)dz

(2.6)

where |C|2 ≤ 1, and |C|2 = 1 happens when the height of the phase-shift mesa is zero,
indicating that there is no scattering loss, but the mode confinement is lost. Both the placement
and height of the phase-shifting mesa need to be carefully designed; the scattering loss increase
as the step height of the phase-shifting mesa increases, and the mesa need to be placed close to
the optical cavity [17].

12

CHAPTER 3: EXPERIMENTAL RESULTS OF LITHOGRAPHIC
VCSELS
3.1

Introduction

In this chapter, we will demonstrate the growth and fabrication steps of lithographic
VCSELs, and discuss the device characteristics. The growth starts with n type mirror and cavity
spacer, then the phase shifting mesa with various size is lithographically defined, and the wafer
is reloaded into the growth system and the p type mirror growth is finished, after that the n and p
metal contact are deposited. The lithographic process allows the ability to fabricate small devices
with good uniformity. The lithographic VCSELs shows good lasing characteristics including low
threshold current, high slope efficiency and high output power density, especially for small
devices due to more efficient three dimensional heat spreading, which is important to reach high
modulation bandwidth. The 3 μm diameter device shows single mode single polarization
operation due to the elliptical shape phase shifting mesa. Stress test shows no degradation for the
3 μm device after 1000 hours operation under extremely high injection current density, and the
lithographic VCSELs are expected to have better reliability due to the elimination of internal
strain caused by the oxide layer, and more importantly the small devices are capable of reliable
operation.
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3.2

Growth and fabrication

The main growth and fabrication steps of lithographic VCSELs are illustrated in Figure
3-1. The devices are grown by solid state molecular beam epitaxial (MBE), the growth is
performed on n+ GaAs substrate.
The growth starts with 21.5 pairs of Si doped n-type AlAs/GaAs quarter wavelength
bottom DBR mirror, followed by one-wavelength thick undoped Al0.1Ga0.9As cavity spacer,
three 60 Å thick In0.2Ga0.8As quantum wells with 100 Å GaAs barrier layer in between are placed
at the center of the cavity spacer as the active region, with emission wavelength of 980 nm. The
first growth ends at the first quarter wavelength of the top p-type DBR mirrors, as shown in
Figure 3-1(a).
The wafer is then taken out from the growth system, and phase shifting mesas with various
diameters are patterned using lithographic, and formed through wet etching, as shown in Figure
3-1(b). Devices with mesa diameter varying from 3 µm to 20 µm are made to study the scaling
property of lithographic VCSELs, as shown in Figure 3-2.
The sample is then reloaded into the growth system, and thermally cleaned before the rest of
the 20 pairs of Al0.7Ga0.3As/GaAs Be doped p-type top DBR mirror are grown, shown in Figure
3-1 (c). The regrowth is performed at 520 ºC, and the relatively low growth temperature is used
to keep the shape of the mesa.
Following the growth, Ge/Au n metal contact is deposited on the back side of the wafer and
annealed at 400 ºC for 30 s, and ring shape Cr/Au p metal contact is deposited, as shown in

14

Figure 3-1 (d). Finally each individual device is isolated by deep wet etching through the active
region. The picture of a single device with metal contact is shown in Figure 3-2.

Figure 3-1: Growth and fabrication steps of lithographic VCSELs, including: (a), first growth; (b), mesa
formation; (c), regrowth; (d) n and p metal deposition.
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P-metal

12 μm – 20 μm

10 μm – 3 μm

Figure 3-2: Image of the lithographically-defined mesas

3.3

Device characteristics

The devices are test on a metal stage, no mounting, wire bonding or heat sinking process
is used, and a needle probe is used to address each individual device. Lasing characteristics,
polarization characteristics and stress test results are demonstrated and discussed in this part.

3.3.1 Lasing characteristics
Figure 3-3 shows the light output versus current characteristic and for a 3 μm diameter
lithographic VCSEL. The device has a threshold current of 290 μA, a slope efficiency of 0.75
W/A, corresponding to 60% differential quantum efficiency, and the peak wall-plug efficiency is
20%. The maximum output power limited by thermal rollover is 4.5 mW at an injection current
16

of 10 mA and current density of 142 kA/cm2, which corresponds to 35 times of the threshold
current. The high drive levels and output power is due to the improvements in the VCSELs’
thermal resistance by eliminating the oxide layer. The inset shows the lasing spectrum of the
device at injection current of 1 mA, it shows single mode operation with lasing wavelength of
971.4 nm.

Figure 3-3: Light versus current characteristic of 3 μm diameter lithographic VCSEL.
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Figure 3-4 shows the output power density versus injection current density for devices of 3,
4, 6, 8 and 10 μm in diameter. The curves for different size devices follow the similar slope just
above threshold, indicating that they have similar slope efficiency, however, the output power
density saturates at higher injection level for smaller device. The highest output power density of
the 3 μm device reaches 65 kW/cm2 at injection current density of 142 kA/ cm2, and more
importantly it is more than three times that achieved by the 10 μm device. This is because at the
same current density, less current passes through the DBR mirror for smaller devices, which
leads to less heat generation, and also due to more effective 3-dimensional heat dissipation for
the smaller size device. Since resonance frequency is proportional to the square root of
stimulated emission rate, thus power density, the high power density lithographic VCSELs
especially the small devices are expected to have more high intrinsic modulation speed. High
output power density of an individual device combined with better heat dissipation will also lead
to production of high power density closely packed 2-D VCSELs array.

18

Figure 3-4: Output power density versus injection current density for different size lithographic VCSELs.

3.3.2 Polarization characteristics
VCSELs only have one longitudinal mode, because the separation between two
longitudinal modes is very large due to the short cavity length, and only one mode can exist in
the reflection bandwidth of the DBR mirror. However, VCSELs can have multiple transverse
modes, which are defined by the lateral size and shape, and VCSELS with Large lateral size can
support more transverse modes. As the lateral size gets smaller, the separation between
transverse modes gets larger, and the loss of higher order transverse mode gets larger, which will
lead to single mode operation.
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In some demanding applications where polarization sensitive components are involved, like
spectroscopy, atomic clocks and long hull optical fiber communications, single-mode singlepolarization VCSELs are highly desired. It is known that the VCSELs emit a linearly polarized
fundamental mode along [011] or [01 1 ] crystalline axis, but the polarization direction is random
from device to device, and the higher order modes tend to be polarized orthogonally to the
fundamental mode, showing a very unstable polarization characteristic [21]. Lack of polarization
selection mechanism in ordinary VCSELs is due to the almost complete isotropy of
semiconductor material, and symmetrical, usually circular structure, so in order to achieve
single-polarization operation with high stability and controllability, some kind of anisotropy need
to be introduced to some part of the structure.
Several methods have been used to achieve single polarization operation. One method is
using non-(100) oriented substrates, like (411)A [22], (311)A [23] and (311)B GaAs substrate
[24], it is based on the anisotropic optical gain in lateral directions for VCSELs with strained
quantum wells [25], stable polarization operation with orthogonal polarization suppression ratio
(OPSR) up to 25 dB is achieved. Surface grating can be used to generate difference in
reflectivity between optical mode polarized parallel or orthogonal to the grating grooves, which
causes difference in gain and make one polarization state preferred. A suppression ratio of 15dB
is achieved, and the polarization can be pinned parallel or orthogonal to the grooves, indicating
that the polarization behavior is very sensitively depend on grating parameters [26]. External
optical feedback can also be used to achieve polarization control, using liquid crystals [27],
amorphous silicon subwavelength transmission gratings [28] are a few examples.

20

Another technique is using anisotropic transverse geometries, either by making non-circular
etched post mesa [29], or an elliptical oxide aperture near the active region [30], or an elliptical
surface etched mesa using surface relief technique [31]. The polarizations selection mechanism
of the elliptical mesa is that the E field polarized along the longer axis has a larger reflectivity
than that along the shorter axis, the difference in threshold gain will make the longer axis the
preferred polarization state [32]. There are some difficulties in making the anisotropic transverse
geometries, the dimension and shape of the oxide aperture is hard to control because of the wet
oxidation process, and elliptical surface etched mesa lacks of good mode and current alignment
since the current confinement is achieved by the oxide aperture not the elliptical mesa.
The polarization characteristic of the lithographic VCSEL is studied, and the side-modesuppression-ratio (SMSR) for a 3 μm VCSEL at different output power levels is shown in Figure
3-5. The device shows a highest SMSR of over 30 dB at output power of 0.5 mA, and remains
higher than 25 dB for power levels of up to 1 mW. The SMSR is lower for higher power levels
since output of orthogonal polarization has an increasing fractional power with increasing
current. The mechanism for the single polarization operation is due to the elliptical shape of the
phase shifting mesa originated from the anisotropy in the regrowth process, as shown in Figure
3-6. The lithographic process solves the difficulties in control the anisotropic transverse
geometries, and it is an easy process and requires no extra fabrication steps. This process allows
us to easily and precisely engineer the geometry and size of the mesa, and we expect the SMSR
remains high for higher output power through further optimization.
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Figure 3-5: Measured side-mode suppression ratio (SMSR) of the 3 µm lithographic VCSEL showing
single-mode single-polarization emission.

Figure 3-6: AFM image of 3 μm lithographic VCSEL showing anisotropic formation of the device after
regrowth.
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3.3.3 Stress test
The reliability performance of VCSELs or any other devices is very critical for long
operation lifetime, commercial devices usually requires a lifetime of 10,0000 hours or more.
There is no straightforward definition of reliability, and ways to measure reliability, since the
lifetime of a device depends on many factors, including ambient temperature, humidity,
packaging, and how the device is driven. Reliability test is usually performed by driving large
number of devices, even thousands of, at extreme conditions, like high temperature, high
humidity, and high injection current, for sufficiently long time, even for years. The output power
of the devices under test is monitored, and the number of failed devices is recorded during the
test, and a typical criterion of device failure is 2dB change in output power. Reliability test is a
time, labor and cost consumption process, and it is usually performed by commercial
manufactures [33, 34].
A stress test of the lithographic VCSELs is performed and the results are shown in Figure
3-7 [35]. The 3 μm diameter device is test under continuous operation at room temperature, the
device is driven to thermal rollover with 4.5 mW of output power at injection current level of 10
mA (35 times the threshold), which corresponds to extremely high injection current density of
142 kA/cm2. Figure 3-8 shows the output power variation during the 1000 hours test time, the
output power dropped ~ 1.7 % after 1000 hours operation, however, 0.7 % of the power drop
happens in the first 20 hours, and the additional 1.0% happens in the first 500 hours, and after
500 hours, the output power has some fluctuation, but tends to be stable. The device is tested on
an electrical probe station without any bonding or packaging, and current is applied though a
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needle probe, the whole setup is not very stable, so this small change in output power may come
from any of the electrical connection and does not necessary mean a degradation of the device
itself. Figure 3-8 shows the L-I curve of the 3 μm diameter device before and after the 1000
hours stress test, there is no degradation in terms of threshold current and efficiency. The good
reliability of the lithographic VCSELs can attribute to several reasons: 1), high crystal quality in
the growth, the regrowth interface is free of dislocations. 2), the elimination of point defects and
dislocations on the oxide-semiconductor interface. 3), low thermal resistance and less thermally
induced strain.
Reliability study of oxide VCSELs shows that the ultimate failure mechanism is due to
presence or generation of dislocations, and smaller oxide VCSELs are less reliable due to
localized heating and thermally induced strain caused by the thermal mismatch of the oxide with
the surrounding semiconductor material [33]. In contrary to the oxide VCSELs, the lithographic
VCSELs may have higher reliability for smaller devices, because the strain in the lithographic
VCSELs is only due to the thermal expansion of the active region, and smaller devices have
smaller active region, so the total volume strain is less. Thus our initial test and analysis indicate
that lithographic VCSELs will produce devices that are more robust over thermal excursions and
more robust under high operating current density than the oxide VCSELs, and small size devices
with long lifetime can be produced.
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Figure 3-7: Output power versus time for 3 um diameter lithographic VCSEL during 1000 hours stress
test.

Figure 3-8: Light versus. current curve of the 3 um diameter lithographic VCSEL before and after the
1000 hours stess test.

25

3.4

Summary

Lithographic VCSELs are developed to overcome the drawbacks of oxide VCSELs, both
optical mode and current is confined with the lithographically defined phase shifting mesa. The
lithographic process provide size scalability to small device size with good uniformity, devices
with size of 3 to 20 μm in diameter are fabricated. The 3 μm device has a threshold current of
280 mA, and slope efficiency of 60%, and output power density of 65 kW/cm2. Single mode
single polarization operation is achieved with elliptical shape phase shifting mesa, the SMSR is
over 25 dB at output power of up to 1mW. Stress test shows no degradation in terms of output
power, threshold and efficiency after 1000 hours test time with very high operating current
density of 142 kA/cm2. The lithographic VCSEL technique makes possible fabrication of high
reliability small devices with high output power density, for application in data communication,
2D array and optical sensor.
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CHAPTER 4: THERMAL PERFORMANCE OF LITHOGRAPHIC
VCSELS
4.1

Introduction

Even with optimized design of cavity, mirror, waveguide etc., the performance of
VCSELs and any other semiconductor laser is fundamentally limited by temperature rise due to
self heating inside the device. As internal device temperature goes up, both output power and
modulation bandwidth will saturate due to increased loss and decreased differential gain. In this
chapter, we will introduce temperature model of VCSELs and how self heating affects device
performance. We will compare heat dissipation in oxide VCSELs and lithographic VCSELs, and
demonstrate the decrease in thermal resistance for lithographic VCSELs due to elimination of the
oxide aperture. Thermal performance of lithographic VCSELs will be discussed, showing wide
operating temperature range, high rollover current density and high rollover cavity temperature

4.2

Temperature model of VCSELs

As current flows through reflector stacks and active region inside a VCSEL, the device
temperature increases due to self-heating effects, including mirror resistance, junction resistance
and free carrier absorption. Most heating may occur in the active region and p side mirror just
above the active region due to current crowding, and this leads to non-uniform temperature
profile inside the device, Figure 4-1 shows several important temperatures inside a VCSEL. The
heat sink temperature is the environment temperature where the VCSEL is operating, for
commercial VCSELs, the heat sink temperature is typically between 0 to 85 °C, and the required
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temperature range is even wider for military use. The cavity temperature describes the average
temperature of the whole optical cavity, it can be measured by tracking the lasing wavelength
shift. The junction temperature is the temperature of the QW active region, it determines the
bandgap energy. The carrier temperature is the temperature of the electrons and holes in the
active region, it can be higher than the lattice temperature, due to low decay rate of optical
phonons into acoustic phonons [36], and the hot carrier effects can cause additional broadening
of carrier distribution.

Figure 4-1: Device schematic showing different temperature parameters inside a VCSEL

Several effects occur at elevated temperature. First of all, thermal expansion makes the
cavity resonance wavelength shift to longer wavelength, and optical gain spectrum is also shifted
to longer wavelength due to decrease of bandgap energy, the spectrum shift is much faster
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(typically 0.27 nm/°C) than wavelength shift (typically 0.07 nm/°C). This leads to a
misalignment of the optical gain spectrum and cavity resonance in elevated temperature, as
shown in Figure 4-2, and as a result, the device needs to be pumped harder to maintain the same
threshold gain.
Because of the cavity mode/gain misalignment, the Fermi level is shifted relative to the
energy band of the QWs, can becomes closer to the barrier state, also combined with elevated
temperature, carriers can be thermally ejected out of the quantum wells into the barrier,
decreasing injection efficiency. Also, the Fermi distribution of carriers broadens as temperature
increases, leading to a decrease of carrier population in the lower energy states, and thus a
decrease in differential gain, as shown in Figure 4-3. Additionally, non-radiative recombination
rate and gets larger at higher temperature, resulting in more loss. All these effects result in a
reduction of optical gain and differential gain as the temperature increases, and lead to increase
in threshold current, saturation in output power (known as thermal rollover) and saturation in
modulation bandwidth.
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Figure 4-2 Schematic showing cavity mode-gain misalignment at elevated junction temperature

Figure 4-3: Schematic showing the shift of Fermi-level relative to the energy band and broadening of
carrier distribution at elevated junction temperature.
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4.3

Low thermal resistance of lithographic VCSELs

The very low thermal conductivity of AlxOy (0.7 W/m·
K) compared to semiconductors
(~20 - 50 W/m·
K) makes heat spreading a fundamental issue limiting the temperature
performance of oxide VCSELs. Various methods have been used to reduce the thermal resistance
of oxide-confined VCSELs, and it has been demonstrated that the output power and modulation
bandwidth can be increased significantly by applying effective heatsinking [37].
Figure 4-4 compares the heat flow between the oxide and oxide-free lithographic
VCSELs [38]. In both cases we expect the dominant heat sources to come from the electrical
resistance due to current crowding in the p-side of the mirror just above the active region, and
from free carrier absorption due to holes in the upper mirror. The greater free carrier absorption
will be closer to the cavity spacer where the field intensity is larger. Heat flow in the oxide
VCSEL has been modeled in some detail [36]. Although heat flow depends on mirror materials,
that modeling indicates that at high bias the active region can be as much as 50 °C higher than
the surrounding cavity region, and the carrier temperature can be 20 °C higher than the lattice
temperature. The oxide effectively blocks the heat flow downward and forces the heat generated
in the upper p-mirror to flow into the VCSEL active region as shown in Figure 4-4 (a).
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(a)

(b)

Figure 4-4: Schematics showing the heat spreading in oxide VCSELs(a), and lithographic VCSELs (b)
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For the oxide-free lithographic VCSELs the heat can effectively spread in three dimensions
and flow downward into the substrate as shown in Figure 4-4 (b). Combined with the ability to
scale mode size and threshold, the improvement in heat flow could become important to improve
VCSEL performance in a range of application
The thermal resistance of VCSELs, Rth, defined as the ratio of device temperature rise over
the increase in the dissipated power, Pdiss. , and it is determined by measuring the emission
wavelength shift as a function of the increase in dissipated power:
Rth 

T
 Pdiss.

Pdiss.
T 

(4.1)

where T is the device temperature rise, and  is the wavelength shift, and the relationship
Δλ/ΔT ≈ 0.07 nm/K is used as the wavelength shift dependence on temperature [37].
Figure 4-5 shows the lasing wavelength shift as a function of dissipated power for a 3 µm
diameter lithographic VCSEL. The data shows perfect linear relationship between wavelength
shift and dissipated power, in the full operation range from threshold up to thermal rollover, with
Δλ/ΔP ≈ 0.129 nm/mW, and the value of the thermal resistance is found to be 1.84 °C/mW using
Equation 4.1.
Figure 4-6 shows the thermal resistances of the VCSELs with mesa diameter ranging from 3
μm to 20 μm [39], the 3 μm device has thermal resistance of 1.84 °C/mW, and the lager devices
have lower thermal resistance. We also compares our results on thermal resistance to the data in
the literature obtained for oxide-confined VCSELs by various groups [37, 40, 41, 42], and also
commercial device that measured by the author. The lithographic VCSELs without any heatsinks
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have lower thermal resistance than the lowest thermal resistance oxide VCSELs achieved by
using copper plated heatsinks [37], which shows the significance of the all-epitaxial structure in
terms of getting better heat spreading.

Figure 4-5: Lasing wavelength shift versus dissipated power for the 3 µm diameter lithographic VCSEL
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Figure 4-6: Thermal resistance versus device diameter of lithographic VCSELs and comparison to oxideconfined VCSELs.

4.4

Thermal characteristics of lithographic VCSELs

Figure 4-7 shows the light vs. current curves for the 3 μm diameter lithographic VCSELs for
different heat sink temperatures. The device is able to lase at as high as 190 °C heat sink
temperature [38]. The measured cavity temperature at thermal rollover is also shown in Figure 47, and for the 190 °C heat sink temperature, the rollover cavity temperature is 217 °C, which
suggests the maximum operating temperature is > 200 °C, which is larger than we can access
with our experimental setup. The high temperature lasing is comparable to oxide VCSELs with
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gain/cavity mode offset intentionally designed to produce minimum threshold at 65 °C and larger
quantum well barrier layers [37].

Figure 4-7: Light versus current curves and rollover cavity temperature for 3μm diameter lithographic
VCSEL at different heat sink temperature

Figure 4-8 shows the threshold current versus heat sink temperature, and in the temperature
rang we studied (20 to 190 °C), the threshold current of the device increases with increasing heat
sink temperature. Although data for threshold current at temperature lower than room
temperature is not available at this point, we estimate that the minimum threshold temperature of
this device is lower than 0 °C from the spectral gain offset with the cavity mode. The operation
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temperature of the lithographic VCSELs can be extended to wider range with gain/cavity mode
offset designed for a minimum threshold current at higher temperature.
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Figure 4-8: Threshold current versus heat sink temperature for the 3μm diameter lithographic VCSEL

Figure 4-9 shows the rollover current density of the lithographic VCSELs, also compared to
commercial devices and high speed VCSEL reported in literature [16, 33, 38]. The lithographic
VCSELs show higher rollover current density due to lower thermal resistance, which allows
smaller temperature rise at given heat dissipation. The 3μm device has highest rollover current
density of 142 kA/cm2, due to more effective 3-dimensional heat flow. The resonance frequency
of a VCSEL is given by:
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where

√

(4.2)

is the photon lifetime,

is the differential gain, and S is the photon density, showing

the stimulated emission rate. The differential gain is maximum at threshold, and the maximum
stimulated emission rate is obtained at thermal rollover, and the maximum modulation speed is
achieved somewhere in between. So the fact that the lithographic VCSELs are capable of
operating at higher injection level indicates they could have potential for higher speed
modulation, especially the small devices.

Figure 4-9: Rollover current density versus device diameter for lithographic VCSELs and high speed
VCSELs.
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In Figure 4-10 we plot thermal rollover temperatures for different lithographic VCSEL sizes
and compare these to commercial and high speed VCSELs operating at 850 nm [16], 980 nm
[41], and 1.1 µm [43]. Despite non-optimum spectral gain offset for high temperature operation,
the lithographic VCSELs produce higher thermal rollover cavity temperatures than reported
elsewhere.

.Figure 4-10: Rollover cavity temperature for lithographic VCSELs and high speed
VCSELs
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4.5

Summary

Both output power and modulation bandwidth of VCSELs is limited by temperature rise
inside the device, due to resistive heating and free carrier absorption. The temperature
performance of oxide VCSELs is limited by the oxide layer that blocks heat dissipation, the
lithographic VCSELs shows a significant decrease in thermal resistance due to the efficiency 3
dimensional heat flow of the oxide free structure. Even without optimized gain/cavity mode
offset, the 3 μm diameter device shows very wide operating temperature range, it is able to lase
at up to 190 ºC heat sink temperature, with rollover cavity temperature of over 200 ºC. The
lithographic VCSELs also show higher rollover current density due to lower thermal resistance,
and also higher rollover cavity temperature, indicating they could have potential for higher speed
modulation, especially the small devices.
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CHAPTER 5: LITHOGRAPHIC VCSELS WITH LOW OPERATING
VOLTAGE
5.1

Introduction

Despite the high output power density, reliable operation and good temperature
characteristics, the lithographic VCSELs discussed in chapter 3 and 4 suffers from high
resistance, thus high operating voltage, the device voltage at thermal rollover is typically 6 volts.
The high operating voltage causes a low power conversion efficiency (below 30%), as well as
more heat dissipation. It is expected that with low operating voltage, the power conversion
efficiency of lithographic VCSELs can be improved significantly, and with less heat dissipation,
we can get even higher output power density and wider operating temperature range. There are
multiple reasons for the high voltage, and in this chapter, optimization on reducing device
voltage is presented in terms of mesa resistance and mirror resistance. This is an important step
towards lithographic VCSELs with high power conversion efficiency.

5.2

Optimization of the intracavity mesa

The intracavity phase shifting mesa is a major source of resistance in lithographic
VCSELs, it causes large voltage drop when current passes through it, due to current crowding in
the small area. The surface of the as grown wafer is contaminated during the mesa patterning and
etching process, due to exposure to air, water and other chemicals, although the wafer is
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thermally cleaned before regrowth starts, some chemicals, most likely carbon monoxide, can still
bond to the surface. This causes surface states, depletes the carrier at the as grown/regrowth
interface, and cause high voltage. The layer underneath the mesa is AlGaAs, which typically has
lower doping concentration and holes mobility, and also has big influence on resistance.
To isolate the resistance from the intra cavity mesa, a test structure is grown without top
and bottom DBR mirror. The growth starts with a 0.5 μm thick Si doped GaAs buffer layer,
followed by 0.2 μm thick Si doped Al0.1Ga0.9As before the cavity spacer to ensure low resistance
at the buffer/cavity spacer interface. Following the one lambda Al0.1Ga0.9As cavity spacer with 3
QWs in the center, Al0.45Ga0.55As is used as the first quarter lambda of the p mirror, and the
relatively low Al concentration is chosen for a higher holes concentration and thus a lower
resistance. For the regrowth, only 9 quarter lambda p type GaAs is grown, with the first 100A
heavily doped to compensate the surface states on the regrowth interface for low resistance.
Dots shape p metal contact with diameter of 15, 30, 45 and 100 µm and n metal contact is
deposited and annealed, and each individual device is isolated by selectively etched off the p
type GaAs. Figure 5-1 shows the I-V curves of different size devices. At injection current density
of 10kA/cm2, the voltage is only 1.53 V for the 15 µm diameter device, and 1.62 V for the 30 µm
diameter device. The fact that the smaller device has lower voltage at the same current density
indicates that the resistance is not simply area dependent. The voltage drop, V, for each device is
given by the following equation:
(5.1)
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where

is the voltage drop from the active region set by the bandgap energy, which is 1.26 V

for 980 nm wavelength.
A/cm2,

is the mesa resistance in Ωcm2, and the J is the current density in

is the resistance of the mesa region, since the area dependent part of the two terms

cancels out, the voltage drop due to the mesa is the same at the same current density for all
device size.

is a series resistor connected to each device, which comes from the spreading

current in the substrate, contact resistance from the n and p metal, or any other part of the circuit,
it is the same for all device size, but since the current I is lower for smaller device at the same
current density, the voltage drop due to the series resistor is lower for smaller device. From this
model the voltage of the 15 and 30 µm, the mesa resistance

is extracted to be 2.4E-5 Ωcm2.

Figure 5-1: Current density versus voltage curves for test device with p metal contact of 15, 30, 60 and
100 µm in diameter
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5.3

Optimization of the DBR mirror

A major source of resistance in all kinds of VCSELs comes from the DBR mirror stacks,
due to the large band discontinuity between the low and high index layer. The band discontinuity
causes the carrier to be depleted close to the interface on the AlAs (or high Al content AlGaAs)
side, and accumulated on the GaAs (or low Al content AlGaAs) side, the depleted region leads to
high resistance. The voltage through the DBR mirrors can be reduced by adding multiple
grading layers between the GaAs and AlAs layers to reduce band discontinuity, and different
composition and doping profile of the grading layers are reported [44, 45], which shows
significant reduction in voltage without scarification

in mirror reflectivity and thermal

conductivity.
Most work on reducing mirror resistance is focused on p mirror, and n mirror is usually
considered not to cause resistance problem, since electrons have much higher mobility than
holes, and also because current can spread over a large area through the n mirror and into the n
type substrate. However, the n type GaAs/AlAs reflector dose cause voltage problem, and in
order to get low voltage for high wall plug efficiency, the n type mirror need to be optimized.
GaAs is direct band gap semiconductor, and the lower conduction band state is in Γ-valley, while
as x>0.45, AlxGa1-xAs becomes indirect band gap semiconductor with the lowest conduction
band state in X-valley, so in addition to the band discontinuity, the electrons also need to
transport between Γ- and X-valley when passing through the n type GaAs/AlAs mirror, and this
may cause large resistance.
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Figure 5-2 compares the I-V characteristics of lithographic VCSELs with different n type
mirror design. All the VCSELs have the same 6 μm diameter mesa as described in Section 5.2,
and the same p type mirror, which consists of 21 pairs of GaAs/Al0.67Ga0.33As reflectors with
16%, 33% and 55% AlGaAs grading layers at the interface. The first VCSEL has 21.5 pairs
GaAs/AlAs n type mirrors without any optimization, it has a voltage of 2.44 V at injection
current density of 10 kA/cm2. The second device has 10% and 20% AlGaAs grading layers at
GaAs/AlAs interface, which are used reduce band discontinuity when electrons transport
between Γ- and X-valley, the voltage is reduced to 2.02 V at the same injection current density.
The third device has the same grading layers, and an additional mirror pair with a 3 quarter
lambda GaAs current spreading layer and a quarter lambda Al0.3Ga0.7As is added just before the
cavity spacer, the additional pairs is used to reduce the large resistance due to current crowning
close to the active region, and laterally spread the current into larger cross section, the voltage at
the same injection current density is further reduced to 1.83 V.
We have demonstrated a significant improvement in operating voltage by optimization of
the n mirror, which have neglected in our previous work, a better design of the grading layers in
the further work may reduce the voltage even more.
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Figure 5-2: Current versus voltage curves of 6 µm diameter lithographic VCSELs with different n type
mirror design.

5.4

Device characteristics

Figure 5-3 show the L-I-V characteristics of lithographic VCSEL with device structure
described in Section 5.2 and 5.3. The 6 μm diameter device shows a voltage of 1.83 V at
injection current density of 10 kA/cm2, and differential resistance of 80 Ω. The device has a
threshold current of 1.1 mA, a slope efficiency of 34%, and a peak output power of 2.9 mW
obtained at 12 mA injection current. Despite the good I-V characteristics, the light output still
needs a lot of improvement. Part of the reason for high threshold and low efficiency is that the
lasing wavelength is 953.6 nm, which is largely detuned to the shorter wavelength side of the
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gain peak (980 nm), this also leads to an early thermal rollover. Improvement will include further
optimization of the mirror and mesa structure to lower the resistance even more, better design of
the cavity and mirror for low threshold current and high efficiency, and better control of the
crystal growth for the right cavity/gain detuning.

Figure 5-3: L-I-V curve of 6 µm diameter lithographic VCSEL
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5.5

Summary

In this chapter, the research on reducing the operating voltage of lithographic VCSELs is
presented, including optimization of intracavity mesa and DBR mirror. The optimization on
intracavity mesa including using low Al content AlGaAs layer underneath the mesa, and heavily
doped layer at the as grown/regrowth interface to compensate the surface states, a low voltage of
1.53 V at current density of 10 kA/cm2 is achieved at a test structure with 15 μm diameter.
Mirror resistance causes big voltage drop, with n type mirror optimized by adding 10% and 20%
AlGaAs grading layers the voltage at current density of 10 kA/cm2 for 6 μm lithographic VCSEL
is dropped from 2.44 V to 2.02 V, and the voltage is further reduced to 1.83 V with three quarter
lambda GaAs current spreading layer added next to the cavity spacer. The 6 μm device has a
threshold current of 1.1 mA, and slope efficiency of 34%, improvement in light output will
include optimization of cavity and mirror design, and better control of crystal growth for right
cavity/gain detuning.
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CHAPTER 6:

SUMMARY

Oxide-free lithographic VCSELs are developed to solve the drawbacks of oxide
VCSELs, both mode- and current-confinement is achieved with the lithographically defined
intracavity phase shifting mesa. The lithographic process allows for good uniformity and
scalability, and devices with mesa diameter ranging from 3 μm to 20 μm are fabricated.
The lasing characteristics are comparable to oxide-confined VCSELs, with a threshold
current of 260 μA and differential quantum efficiency of 60% for the 3 μm device. The smaller
device shows higher output power density, and the maximum output power density for the 3 μm
device is over 65 kW/cm2, which is important for high speed modulation. The 3 μm device
shows single mode single polarization operation due to elliptical shape intracavity mesa, with
SMSR over 25 dB at output power of up to 1mW. The 3 μm device shows no degradation during
1000 hours stress test with high injection current density of 142 kA/cm2, and the good reliability
is due to the elimination of internal strain caused by the oxide layer.
The lithographic VCSELs show much lower thermal resistance than oxide-confined
VCSELs due to elimination of the oxide aperture that blocks heat spreading. The improved
thermal property allows the device to have wide operating temperature range of up to 190 °C
heat sink temperature even without optimization for high temperature operation, high output
power density especially in small device, high rollover current density and high rollover cavity
temperature.
Research is still underway to reduce the operating voltage of lithographic VCSELs for
high wall plug efficiency and low heat dissipation. With optimized mesa structure and regrowth
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interface, a voltage of 1.53 V at 10 kA/cm2 injection current density is achieved for a 15 µm
diameter test structure without n and p mirror. By adding grading layers and current spreading
layer into the n type mirror, the voltage of 6 µm lithographic VCSEL at 10 kA/cm 2 injection
current density is reduces from 2.44V to 1.83 V. The structure still needs to be further optimized
for lower operation voltage and less free carrier absorption, to achieve high wall plug efficiency.
In conclusion, lithographic VCSELs show fundamental advantage over oxide VCSELs in
terms of device scalability, uniformity, as well we thermal property, leading to easy manufacture
of nanoscale VCSELs with higher modulation speed and able to be integrated into Si chip with
high temperature operation. The lithographic VCSELS are promising to become the next
generation VCSEL technology.
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